View Q67106-H5157_2432.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Expanded Decoder for Program Delivery Control and Video Program System EPDC / VPS Decoder
SDA 5649 SDA 5649X
CMOS IC Features
q Single-chip receiver for PDC data, broadcast either
q
q q q q q q q q q q q
- in Broadcast Data Service Packet (BDSP) 8/30/2 according to CCIR teletext system B, or - in dedicated line no. 16 of the vertical blanking interval (VPS) Reception of Unified Date and Time (UDT), Network Identification code (NIC), and Short Program Label (SPL) broadcast in BDSP 8/30/1 Reception of bytes no.38 through 45 of teletext header row containing clock time Low external components count On-chip data and sync slicer I2C-Bus interface for communication with external microcontroller Selection of PDC/VPS operating mode software controlled by I2C-Bus register Pin and software compatible to PDC/VPS Decoder SDA 5648 Supply voltage: 5 V 10 % Video input signal level: 0.7 Vpp to 1.4 Vpp Technology: CMOS Package: P-DIP-14-3 and P-DSO-20-1 Operating temperature range: 0 to 70 C Ordering Code Q67100-H5156 Q67106-H5157
P-DIP-14-3
P-DSO-20-1
Type SDA 5649 SDA 5649X Functional Description
Package P-DIP-14-3 P-DSO-20-1 Tape & Reel
The CMOS circuit SDA 5649 is intended for use in video cassette recorders to retrieve control data of the PDC system from the data lines broadcast during the vertical blanking interval of a standard video signal. The SDA 5649 is devised to handle PDC data transported either in Broadcast Data Service Packet (BDSP) 8/30 format 2 (bytes no. 13 through 25) of CCIR teletext system B or in the dedicated data line no. 16 in the case of VPS.
Semiconductor Group
44
12.94
SDA 5649 SDA 5649X
Furthermore it is able to receive the Unified Date and Time (UDT) information transmitted in bytes no. 15 through 21, the Network Identification code (NIC) carried in bytes no. 13 and 14, and the Short Program Label carried in bytes no. 22 through 25 of packet 8/30 format 1. For reception of clock time when no BDSP 8/30/1 is present the SDA 5649 can be enabled to extract bytes no. 38 through 45 of the teletext header row. All operating modes (PDC/VPS) are selected by a control register which can be written to via the I2C-Bus interface. Pin Configuration (top view)
P-DIP-14-3
P-DSO-20-1
Semiconductor Group
45
SDA 5649 SDA 5649X
Pin Definitions and Functions Pin No. P-DIP-14-3 1 1 2 3 2 3 4 4 5 6 Pin No. Symbol P-DSO-20-1 Function Ground (0 V) Analog ground (0 V) Digital ground (0 V) Not connected Serial clock input of I2C-Bus. Serial data input of I2C-Bus. Chip select input determining the I2C-Bus addresses: 20H / 21H, when pulled low 22H / 23H, when pulled high. Video Composite Sync output from sync slicer used for PLL based clock generation. Not connected Data available output active low, when PDC/VPS data is received. Output signaling the presence of the first field active high. Test input; activates test mode when pulled high. connect to ground for operating mode. Phase detector/charge pump output of data PLL (DAPLL). Not connected Connector of the loop filter for the SYSPLL. Input to the voltage controlled oscillator #1 of the DAPLL. Reference current input for the on-chip analog circuit. Composite video signal input. Not connected Positive supply voltage (+ 5 V nom.). Positive supply voltage for the digital circuits (+ 5 V nom.). Positive supply voltage for the analog circuits (+ 5 V nom.).
VSS VSSA VSSD
N.C. SCL SDA CS0
5
7 8
VCS N.C. DAVN EHB TI PD1 N.C. PD2/ VCO2 VCO1
6 7 8 9
9 10 11 12 13
10 11 12 13 14
14 15 16 17 18 19 20
IREF
CVBS N.C.
VDD VDDD VDDA
Semiconductor Group
46
SDA 5649 SDA 5649X
Block Diagram
Semiconductor Group
47
SDA 5649 SDA 5649X
Circuit Description Referring to the functional block diagram of the PDC / VPS decoder, the composite video signal with negative going sync pulses is coupled to the pin CVBS through a capacitor which is used for clamping the bottom of the sync pulses to an internally fixed level. The signal is passed on to the slicer, an analogue circuitry separating the sync and the data parts of the CVBS signal, thus yielding the digital composite sync signal VCS and a digital data signal for further processing by comparing those signals to internally generated slicing levels. The output of the sync separator is forwarded, on one hand, to the output pin VCS, and on the other hand, to the clock generator and the Timing block. The VCS signal represents a key signal that is used for deriving a system clock signal by means of a PLL and all other timing signal. The output of the sync separator is forwarded, on one hand, to the output pin VCS, and on the other hand, to the clock generator and the Timing block. The VCS signal represents a key signal that is used for deriving a system clock signal by means of a PLL and all other timing signal. The data slicer separates the data signal from the CVBS signal by comparing the video voltage to an internally generated slicing level which is found by averaging the data signal during TV line no. 16 in the VPS mode or by averaging the data signal during the clock run-in period of the teletext lines during the data entry window (DEW) in PDC mode. The clock generator delivers the system clock needed for the basic timing as well as for the regeneration of the dataclock. It is based on two phase locked loops (PLL's) all parts of which are integrated on chip with the exception of the loop filter components. Each of the PLL's is composed of a voltage controlled relaxation oscillator (VCO), a phase/frequency detector (PFD), and a charge pump which converts the digital output signals of the PFD to an analogue current. That current is transformed to a control voltage for the VCO by the off-chip loop filter. The generated VCO frequencies are 10 MHz and 13.875 MHz for VPS mode and PDC mode, respectively. All signals necessary for the control of sync and data slicing as well as for the data acquisition are generated by the Timing block. Depending on the selected operating mode, either teletext lines carrying 8/30 packages or the dedicated TV line no. 16 are acquired. In PDC mode, only teletext rows 8/30 containing Broadcast Data Service Package (BDSP) information are acquired. The relevant bytes of 8/30 format 1 (8/30/1) and 8/30 format 2 (8/30/2) are extracted. The 8/30/1-bytes are stored in the acquisition register in a transparent way without any bit manipulation, whereas the Hamming coded bytes of packet 8/30/2 are Hamming-checked and bytes with one bit error are corrected. The storage of error free or corrected 8/30/2-data bytes in the transfer register to the I2C-Bus is signalled by the DAVN output going low. In VPS mode, the extracted data bits of TV line no. 16 are checked for biphase errors. With no biphase errors encountered, the acquired bytes are stored in the transfer register to the I2C-Bus. That transfer is signalled by a H/L transition of the DAVN output, as well. In both operating modes data are updated when a new data line has been received, provided that the chip is not accessed via the I2C-Bus at the same time. A micro controller can read the stored bytes via the I2C-Bus interface at any time. However, one must be aware that the storage of new data from the acquisition interface is inhibited as long as the PDC decoder is being accessed via the I2C-Bus.
Semiconductor Group
48
SDA 5649 SDA 5649X
I2C-Bus General Information The I2C-Bus interface implemented on the PDC decoder is a slave transmitter/receiver, i.e., both reading from and writing to the PDC / VPS decoder is possible. The clock line SCL is controlled only by the bus master usually being a micro controller, whereas the SDA line is controlled either by the master or by the slave. A data transfer can only be initiated by the bus master when the bus is free, i.e., both SDA and SCL lines are in a high state. As a general rule for the I2C-Bus, the SDA line changes state only when the SCL line is low. The only exception to that rule are the Start Condition and the Stop Condition. Further Details are given below. The following abbreviations are used: START : AS : AM : NAM : STOP : Start Condition generated by master Ackknowledge by slave Ackknowledge by master No Ackknowledge by master Stop Condition generated by master
Chip Address There are two pairs of chip addresses, which are selected by the CS0-input pin according to the following table:
CS0 Input Low High Write Mode
Write Mode 20 (hex) 22 (hex)
Read Mode 21 (hex) 23 (hex)
For writing to the PDC decoder, the following format has to be used. START Chipadress Write Mode AS Byte Set Control Register AS STOP
Data Transfer (Write Mode)
Step1: In order to start a data transfer the master generates a Start Condition on the bus by pulling the SDA line low while the SCL line is held high. Step 2: The bus master puts the chip address on the SDA line during the next eight SCL pulses. Step 3: The master releases the SDA line during the ninth clock pulse. Thus the slave can generate an acknowledge (AS) by pulling the SDA line to a low level. Step 4: The controller transmits the data byte to set the Control register. Step 5: The slave acknowledges the reception of the byte. Step 6: The master concludes the data communication by generating a Stop Condition.
The write mode is used to set the I2C-Bus control register which determines the operating mode:
Semiconductor Group
49
SDA 5649 SDA 5649X
Control Register Bit Number 7 T4 6 T3 5 T2 4 T1 3 T0 2 HDT 1 PDC/ VPS 0 FOR1/ FOR2
Default: All bits are set to 0 on power-up. Bits 3 through 7 are used for test purposes and must not be changed for normal operation by user software!
Bit 0:
Determines, which kind of data is accessed via the I2C-Bus when PDC mode is active. Value
0 BDSP 8/ 30/ 2 data accessible
1 BDSP 8/ 30/ 1 or header row data accessible (refer to description of Bit 2)
Bit 1:
Determines the operating mode. Value
0 VPS mode active
1 PDC mode active
Bit 2:
Determines whether BDSP 8/30/1-data or header row data is accessible. Value
0 BDSP 8/30/1 data accessible
1 Bytes no.38 through 45 of the header row containing clock time accessible
Read Mode For reading from the PDC decoder, the following format has to be used. START Chipaddress Read Mode AS 1st Byte AM ... Last Byte NAM STOP
The contents of up to 13 registers (bytes) can be read starting with byte 1 bit 7 (refer to the table Order of Data Output on the I2C-Bus and ...) depending on the selected operating mode.
Semiconductor Group
50
SDA 5649 SDA 5649X
Data Transfer (Read Mode)
Step1: To start a data transfer the master generates a Start Condition on the bus by pulling the SDA line low while the SCL line is held high. The byte address counter in the decoder is reset and points to the first byte to be output. Step 2: The bus master puts the chip address on the SDA line during the next eight SCL pulses. Step 3: The master releases the SDA line during the ninth clock pulse. Thus the slave can generate an acknowledge (AS) by pulling the SDA line to a low level. At this moment, the slave switches to transmitting mode. Step 4: During the next eight clock pulses the slave puts the addressed data byte onto the SDA line. Step 5: The reception of the byte is acknowledged by the master device which, in turn, pulls down the SDA line during the next SCL clock pulse. By acknowledging a byte, the master prompts the slave to increment its internal address counter and to provide the output of the next data byte. Step 6: Steps no. 4 and no. 5 are repeated, until the desired amount of bytes have been read. Step 7: The last byte is output by the slave since it will not be acknowledged by the master. Step 8: To conclude the read operation, the master doesn't acknowledge the last byte to be received. A No Acknowledge by the master (NAM) causes the slave to switch from transmitting to receiving mode. Note that the master can prematurely cease any reading operation by not acknowledging a byte. Step 9: The master gains control over the SDA line and concludes the data transfer by generating a Stop Condition on the bus, i. e., by producing a low/high transition on the SDA line while the SCL line is in a high state. With the SDA and the SCL lines being both in a high state, the I2C-Bus is free and ready for another data transfer to be started.
Semiconductor Group
51
SDA 5649 SDA 5649X
Order of Data Output on the I2C-Bus and Bit Allocation of the 3 Different Operating Modes I2C-Bus Format 1 t Byte 1 bit 7 6 5 4 3 2 1 0 bit 7 6 5 4 3 2 1 0 bit 7 6 5 4 3 2 1 0 bit 7 6 5 4 3 2 1 0 byte 15 PDC Packet 8/30 Format 2 bit 02) byte 16 1 2 3 4 byte 17 5 6 7 bit 0 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7 byte 18 bit 01) byte 11 1 2 3 bit 0 1 2 3 bit 0 1 2 3 bit 0 1 2 3 bit 0 1 2 3 bit 0 1 2 3 bit 0 1 2 3 bit 0 1 2 3 byte 12 bit 02) 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7 VPS Mode
Byte 2
byte 16
byte 19
Byte 3
byte 17
byte 20
byte 13
byte 21
Byte 4
byte 18
byte 22
byte 14
byte 23
1) Message bit numbers according to EBU specification of PDC system. 2) Transmission bit number
Semiconductor Group
52
SDA 5649 SDA 5649X
Order of Data Output on the I2C-Bus and Bit Allocation of the 3 Different Operating Modes (cont'd) I2C-Bus Format 1 Byte 5 bit 7 6 5 4 3 2 1 0 bit 7 6 5 4 3 2 1 0 bit 7 6 5 4 3 2 1 0 bit7 6 5 4 3 2 1 0 bit7 6 5 4 3 2 1 0 byte 19 bit 0 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7 PDC Packet 8/30 Format 2 byte 14 bit 0 1 2 3 bit 0 1 2 3 bit 0 1 2 3 bit 0 1 2 3 bit 0 1 2 3 byte 5 bit 0 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7 VPS Mode
byte 15
Byte 6
byte 20
byte 24
byte 15
byte 25
Byte 7
byte 21
byte 13
- set to "1" - set to "1" - set to "1" - set to "1"
- set to "1" - set to "1" - set to "1" - set to "1" - set to "1" - set to "1" - set to "1" - set to "1"
Byte 8
byte 13
Byte 9
byte 14
Semiconductor Group
53
SDA 5649 SDA 5649X
I2C-Bus Format 1 Byte 10 bit7 6 5 4 3 2 1 0 bit7 6 5 4 3 2 1 0 bit7 6 5 4 3 2 1 0 bit7 6 5 4 3 2 1 0 byte 22
PDC Packet 8/30 Format 2 bit 0 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7
VPS Mode
Byte 11
byte 23
Byte 12
byte 24
Byte 13
byte 25
Semiconductor Group
54
SDA 5649 SDA 5649X
Order of Data Output on the I2C-Bus and Bit Allocation for the Header Time Mode I2C-Bus t Byte 1 bit 7 6 5 4 3 2 1 0 bit 7 6 5 4 3 2 1 0 bit 7 6 5 4 3 2 1 0 bit 7 6 5 4 3 2 1 0 Header Time Mode byte 38 bit 02) 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7
Byte 2
byte 39
Byte 3
byte 40
Byte 4
byte 41
1) Message bit numbers according to EBU specification of PDC system. 2) Transmission bit number.
Semiconductor Group
55
SDA 5649 SDA 5649X
Order of Data Output on the I2C-Bus and Bit Allocation for the Header Time Mode (cont'd) I2C-Bus t Byte 5 bit 7 6 5 4 3 2 1 0 bit 7 6 5 4 3 2 1 0 bit 7 6 5 4 3 2 1 0 bit 7 6 5 4 3 2 1 0 Header Time Mode byte 42 bit 02) 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7 bit 0 1 2 3 4 5 6 7
Byte 6
byte 43
Byte 7
byte 44
Byte 8
byte 45
1) Message bit numbers according to EBU specification of PDC system. 2) Transmission bit number
Semiconductor Group
56
SDA 5649 SDA 5649X
Description of DAVN and EHB Outputs DAVN (Data Valid active low) EHB (First Field active high)
Signal Output
VPS Mode 8/30/2 Mode
PDC Mode 8/30/1 Mode in the line carrying valid 8/30/1 data Header Time in the line carrying valid header row X/0 data
DAVN H/L-transition (set low) in line 16 when valid VPS data is received in the line carrying valid 8/30/2 data
L/H-transition (set high) always set high
at the start of line 16
at the beginning of the next field i.e.,at the start of the next data entry window
on power-up or during I2C-Bus accesses when the bus master doesn't acknowledge in order to generate the stop condition at the beginning of the first field at the beginning of the second field
EHB L/H-transition H/L-transition
In test mode (i.e. TI = high), both DAVN and EHB are controlled by the CS0 pin and reproduce the state of the CS0 input.
Semiconductor Group
57
SDA 5649 SDA 5649X
Electrical Characteristics Absolute Maximum Ratings TA = 25 C Parameter Ambient temperature Storage temperature Total power dissipation Power dissipation per output Input voltage Supply voltage Thermal resistance Operating Range Supply voltage Supply current Ambient temperature range Symbol min. Limit Values typ. max. 70 125 300 10 - 0.3 - 0.3 6 6 80 C C mW mW V V K/W 0 - 40 Unit Test Condition in operation by storage
TA Tstg Ptot PDQ VIM VDD Rth SU
VDD IDD TA
4.5 0
5 5
5.5 15 70
V mA C
Characteristics TA = 25 C Parameter Symbol min. Input Signals SDA, SCL, CS0 H-input voltage L-input voltage Input capacitance Input current Input Signal TI H-input voltage L-input voltage Input capacitance Input current Limit Values typ. max. Unit Test Condition
VIH VIL CI IIM
0.7 x VDD 0
VDD
10 10
V pF A
0.3 x VDD V
VIH VIL CI IIM
0.9 x VDD 0
VDD
10 10
V pF A
0.1 x VDD V
Semiconductor Group
58
SDA 5649 SDA 5649X
Characteristics (cont'd) TA = 25 C Parameter Symbol min. Input Signals CVBS (pos. Video, neg. Sync) Video input signal level Synchron signal amplitude Data amplitude Coupling capacitor H-input current L-input current Source impedance Leakage resistance at coupling capacitor Limit Values typ. max. Unit Test Condition
VCVBS VSYNC VDAT CC IIH IIL RS RC
0.7 0.15 0.25
1.0 0.3 0.5 33
2.0 1.0 1.0 10
V V V nF A A M
VI = 5 V VI = 0 V
- 1000
- 400
- 100 250
0.91
1
1.2
Output Signals DAVN, EHB, VCS H-output voltage L-output voltage
VQH VQL
VDD - 0.5
0.4
V V
IQ = - 100 A IQ = 1.6 mA
Output Signals SDA (Open-Drain-Stage) L-output voltage Permissible output voltage PLL-Loop Filter Components (see application circuit) Resistance at PD2/VCO2 Resistance at VCO1 Attenuation resistance Resistance at PD2/VCO2 Integration capacitor Integration capacitor
VQL
0.4 5.5
V V
IQ = 3.0 mA
R1 R2 R3 R5 C1 C3
6.8 1200 6.8 1200 2.2 33
k k k k nF nF
VCO - Frequence Range Adjustment Resistance at IREF (for bias current adjustment)
R4
100
k
Semiconductor Group
59
SDA 5649 SDA 5649X
I2C-Bus Timing
Parameter Clock frequency Inactive time prior to new transmission start-up Hold time during start condition Low-period of clock High-period of clock Set-up time for data Rise time for SDA and SCL signal Fall time for SDA and SCL signal Set-up time for SCL clock during stop condition
Symbol
Limit Values min. max. 100 0 4.7 4.0 4.7 4.0 250 1 300 4.7
Unit kHz s s s s ns s ns s
fSCL tBUF tHD;STA tLOW tHIGH tSU;DAT tTLH tTHL tSU;STO
All values referred to VIH and VIL levels.
Semiconductor Group
60
SDA 5649 SDA 5649X
PDC/VPS-Receiver Semiconductor Group 61
SDA 5649 SDA 5649X
I2C-Bus Signals During Write Operations Semiconductor Group 62
SDA 5649 SDA 5649X
I2C-Bus Signals During Read Operations Semiconductor Group 63
SDA 5649 SDA 5649X
Semiconductor Group
64
SDA 5649 SDA 5649X
Position of Teletext and VPS Data Lines within the Vertical Blanking Interval (shown for first field)
Definition of Voltage Levels for VPS Data Line
Semiconductor Group
65
SDA 5649 SDA 5649X
BDSP 8/30 Format 1 Bit Allocation
Byte No.
Bit No. 0 1 2 3 4 5 6 7
Contents
13 14 15 Weight 2-2 2 -1 20 MJD Digit Weight 104 MJD Digit Weight 102 MJD Digit Weight 100 UTC Hours Units UTC Minutes Units UTC Seconds Units Weight 21 22 23 Sign 0 1 1 1
Network Identification Network Identification Time Offset Code
1. Byte 2. Byte
16 17 18 19 20 21 22 23 24 25
1
1
Modified Julian Date (MJD) 1. Byte Modified Julian Date 2. Byte Modified Julian Date (MJD) 3. Byte Universal Time Coordinated (UTC) 1. Byte Universal Time Coordinated 2. Byte Universal Time Coordinated 3. Byte Short Program Label 1. Byte Short Program Label 2. Byte Short Program Label 3. Byte Short Program Label 4. Byte
MJD Digit Weight 103 MJD Digit Weight 101 UTC Hours Tens UTC Minutes Tens UTC Seconds Tens
This corresponds to the coding adopted in CCIR teletext system B BDSP 8/30 format 1. NB: The received bytes are output on the I2C-Bus in a transparent way, i.e., on a bit-first-in-first-out basis. No bit manipulation is performed on the chip in this operating mode. Concerning bytes no. 16 through 21: When evaluating the numbers, note that each 4-bit-digit has been incremented by one prior to transmission, and the least significant bits are transmitted first.
Semiconductor Group
66
SDA 5649 SDA 5649X
Structure of the Teletext Data Packet 8/30 Format 2
Semiconductor Group
67
SDA 5649 SDA 5649X
BDSP 8/30 Format 2 Bit Allocation The four message bits of byte 13 are used as follows: byte 13 bit 0 - LCI b1 ) label channel identifier 1 - LCI b2 ) 2 - LUF label update flag 3 - reserved but as yet undefined The message bits of bytes 14 - 25 are used in a way similar to the coding of the label in the dedicated television line as follows: byte 14 bit 0 PCS b1 ) 1 PCS b2 ) 2 3 byte 15 bit 0 CNI 1 CNI 2 CNI 3 CNI byte 16 bit 0 CNI 1 CNI 2 PIL 3 PIL byte 17 bit 0 PIL 1 PIL 2 PIL 3 PIL byte 18 bit 0 PIL 1 PIL 2 PIL 3 PIL byte 19 bit 0 PIL 1 PIL 2 PIL 3 PIL b1 b2 b3 b4 ) ) ) ) ) ) status of analogue sound reserved but yet undefined byte 20 bit 0 PIL 1 PIL 2 PIL 3 PIL byte 21 bit 0 PIL 1 PIL 2 CNI 3 CNI byte 22 bit 0 CNI 1 CNI 2 CNI 3 CNI byte 23 bit 0 CNI 1 CNI 2 CNI 3 CNI byte 24 bit 0 PTY 1 PTY 2 PTY 3 PTY byte 25 bit 0 PTY 1 PTY 2 PTY 3 PTY b15 b16 b17 b18 b19 b20 b5 b6 b7 b8 b11 b12 b13 b14 b15 b16 b1 b2 b3 b4 b5 b6 b7 b8 ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) ) )
minute
country
country
b9 ) b10 ) b1 b2 b3 b4 b5 b6 b7 b8 b9 b10 b11 b12 b13 b14 ) ) ) ) ) ) ) ) ) ) ) ) ) )
network (or program provider)
day
network (or program provider)
month
program type
hour
Semiconductor Group
68
Time
CNI CNI PIL ....... ....... CNI PTY
Parameter
PCS

......
......
...... 6 to 10 9 10 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 5 6 7 8 11 12 13 14 15 16 1 2 3 4 5 6 7 8 0123456701234567012345670123456701234567 M Not relevant to PDC Net. or prog. prov. bin. LM LM LM LM LM LM L
......
......
Byte No. 5 11 12 13 14 15
1
2
3&4
Parameter bits bi, I =
12341234
Transmission bit No. M Reserved for enhancement of VPS L
Semiconductor Group
Day binary Month binary Hour binary Minute binary Country binary Network or program provider binary Program type binary
NN00000111111111111111 NN00000111111110111111 NN00000111111101111111 NN00000111111100111111 N N P ................... N N P ................... ................ ...................... ................ ...................... ......................P ......................P N ....................................... N N ....................................... N N ....................................... N N ....................................... N N ....................................... N N ....................................... N A ............................. A A ............................. A A ............................. A A ............................. A A ............................. A 11 1 1 1111 N ....... N N ....... N
01234567
Timer control code N ....... N
Record inhibit/term. N ....... N
Interruption code
Not relevant to PDC
Content Clock run-in
Start code
Bits b1 and b2: 00 don't know 01 mono 10 stereo 11 dual sound Bits b3 and b4 are reserved
Data Format of the Program Delivery Data in the Dedicated TV Line
69
M = Most-significant bit L = Least-significant bit
Reserved code values for receiver control (service codes)
Continuation code N ....... N
Unenhanced VPS 1 1 1 1
PTY not in use
Abbreviations: CNI = PCS = PIL = PTY =
Country and Network Identification Program Control Status Program Identification Label Program Type
A = Bit value is that of the current PTY code N = Bit value is that of the current CNI code P = Bit value is that of the current PIL code
SDA 5649 SDA 5649X

▲Up To Search▲

Price & Availability of Q67106-H5157

	To Download Q67106-H5157 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .